Ultra-low Power High Performance 2.4 GHz GFSK Transceiver

Key Features

- Worldwide 2.4GHz ISM band operation
- **Modulation: GFSK/FSK**
- Air data rate: $2Mbps/1Mbps/250Kbps$
- Ultra low shutdown current: 1 uA ◆
- Ultra low standby current: 15 uA
- Receiver sensitivity: -83 dBm (∂) 2Mbps
- Maximum transmission power: 7dBm
- RX supply current $(2Mbps)$: 15mA
- TX supply current (2Mbps): 12mA (0dBm)
- Internal integrated high PSRR LDO
- Supply range: 1.9-3.6V
- Digital I/O voltage range: $1.9 5.25V$
- Max 130us start-up from standby mode
- Maximum rate 10MHz, 4-wire interface SPI
- \blacksquare Embedded ARQ baseband protocol engine
- TX/RX Hardware interrupt output
- Support 1 bit RSSI output
- Low cost crystal: $16MHz \pm 60$ ppm
- \blacksquare Minimal peripheral devices, reducing system application costs
- QFN20 package or COB package

Applications

- Wireless mouse and keyboards
- Remote control、Somatosensory device
- Active RFID
- Smart Grid and Home automation
- Wireless audio
- Wireless data transceiver module
- Ultra low power wireless sensor networks

Pin Assignments

Abbreviations

Contents

1 Introduction

Si24R1 is a single chip transceiver with an embedded ARQ baseband protocol engine, suitable for ultra-low power wireless applications and is designed for operation in the 2.4GHz ISM frequency band at 2400MHz to 2525MHz.The operating frequency band is divided into 126 RF channels and the resolution of the RF channel frequency setting is 1MHz. Internal high PSRR LDO power ensures reliable work in a wide supply range from 1.9V to 3.6V.

Si24R1 uses GFSK/FSK digital modulation and demodulation. The air data rate is configurable and can be programmed to 2Mbps, 1Mbps and 250Kbps. The higher data rate contributes the lower power consumption because it takes less time to transmit or receive signals. The output power of Si24R1 can be adjusted and it can base on actual application to configure the appropriate output power, thus saving the power of system.

Si24R1 is especially optimized for low power wireless applications. All register values and FIFO values are maintained in Shutdown mode, and the shutdown supply current is 1uA. In Standby mode, the clock still works, and the standby supply current is 15uA. It takes less than 130us to start data transmitting and receiving.

Si24R1 is easy to use, and it can realize communication only by configuring several registers through the SPI with an MCU(microcontroller). The embedded ARQ baseband protocol engine is based on packet communication and supports various modes from manual operation to advanced autonomous protocol operation. Internal FIFOs ensure a smooth data flow between the radio front end and the system's MCU. Enhanced ARQ baseband protocol engine reduces the system consumption of MCU by handling all high speed link layer operations.

Si24R1 has very low costs of system application. To design a radio system with the Si24R1, you simply need a microcontroller and a few external passive components. Digital I/O is compatible with several I/O voltage standards such as 2.5V/3.3V/5V, and it can be connected directly to various MCU I/O ports.

Figure 1-1 Si24R1 block diagram

Pin Information

Figure 2-1 Si24R1 pin information (QFN20 4×4 package)

3 Operational modes

3.1 State Control Diagram

The Si24R1 has a built-in state machine that controls the transitions between the chip's different operating modes.

The state diagram in Figure3-1 shows the operating modes and how they function. There are five operating modes: Shutdown、Standby、Idle-TX、TX and RX.

Figure 3-1 Si24R1 state control diagram

3.1.1 Shutdown Mode

In Shutdown mode Si24R1 is disabled using minimal current consumption, and the function of data transmitting and receiving is stopped. All register values available are maintained and can be written or read by SPI which is kept active. Shutdown mode is entered by setting the PWR_UP bit in the CONFIG register low.

3.1.2 Standby Mode

In Standby mode only part of the crystal oscillator is active. Standby mode is used to minimize average current consumption while maintaining short start-up times. Standby mode is entered after the crystal oscillator works stably by setting PWR_UP bit in the CONFIG register to 1. The crystal oscillator startup time is about 1.5~2ms, which is related to the performance of the crystal oscillator. The Si24R1 enters Idle-TX or RX mode by setting CE high. When CE pin is set low, Si24R1 returns to Standby mode from Idle-TX mode, TX or RX mode.

3.1.3 Idle-TX Mode

In Idle-TX mode, the crystal oscillator and clock buffers are active and more current is used compared to Standby mode. Si24R1 enters Idle-TX mode if CE is held high on a PTX device with an empty on TX FIFO. If a new packet is uploaded to the TX FIFO, the internal circuits will be active immediately, Si24R1 enters TX mode and the packet is transmitted.

Both in Standby and Idle-TX mode all register and FIFO values are maintained and can be written or read by SPI.

3.1.4 TX Mode

The TX mode is an active mode for transmitting packets. To enter this mode, Si24R1 must have PWR_UP bit set high, PRIM_RX bit set low, a payload in the TX FIFO and a high pulse on the CE pin for more than 10us.The transition time from Idle-TX mode to TX mode takes 120us~130us, but will not more than 130us. Si24R1 stays in TX mode until it finishes transmitting a packet. If $CE = 1$, the status of TX FIFO determines the next action. If the TX FIFO is not empty the Si24R1 remains in TX mode and transmits the next packet. If the TX FIFO is empty the Si24R1 goes into Idle-TX mode. If $CE = 0$, Si24R1 returns to Standby mode. The Si24R1 provides a TX interrupt after finishing transmitting a packet.

3.1.5 RX Mode

The RX mode is an active mode where Si24R1 is used as areceiver. To enter this mode, Si24R1 must have PWR_UP bit, PRIM_RX bit and the CE pin set high. The transition time from Standby mode to RX mode is 120us~130us. If a valid packet is found(by a matching address and a valid CRC)the payload of the packet is presented in a vacant slot in the RX FIFOs, and generate a data reception interrupt. Si24R1 can store 3 valid packets at most, if FIFOs are full, the received packet is discarded.

In RX mode the power of received signal is available by RSSI register. When a RF signal higher than -60dBm is detected inside the receiving frequency channel, the RSSI bit of RSSI register will be set high, otherwise RSSI bit set low. There are two methods for updating RSSI register. When a valid packet is received, then RSSI will be updated automatically. In addition, when chip enters Standby mode from RX mode, RSSI also will be updated. The value of RSSI varies with temperature, within \pm 5dbm.

4 Packet processing protocol

Si24R1 is based on packet communication and supports stop-and-wait ARQ protocol. Internal ARQ baseband protocol engine can realize automatic ACK and NO_ACK packet handling without the involvement of MCU. ARQ baseband supports the handling of 1 to 32 bytes dynamic payload length which is inside the packet. Besides, it supports static payload length which is set by registers. Baseband handling features automatic packet disassembly and assembly, automatic acknowledgement and retransmissions of packet. It also has 6 data pipes for 1:6 star networks.

4.1 ARQ packet format

A whole packet contains a preamble, address, packet control, payload and CRC field. Figure4-1 shows the packet format with MSB to the left.

|--|

Figure 4-1 A wholeARQ packet

The preamble is used to synchronize the receivers demodulator to the incoming bit stream. It is automatically attached when transmitting and added by transmitter and discarded by receiver, and shielded for users.

The address field stores the packet address values for the receiver. A packet will be received only when the address of the packet matches the address of the receiver. The address field width in the AW register can be configured to be 3, 4 or 5 bytes.

ATTENTION: The highest byte of the address shall not be set to $0xFF, 0x00, 0xA5$. $0x5A$, $0xAA$, $0x55$, or it may lead to receiving failure.

Figure 4-2 shows the format of the 9 bit packet control field.

Figure 4-2 Format of packet control field

The 6 bit payload length specifies the length of the payload in bytes. The length of the payload can be from 0 to 32 bytes.

For example: $000000 = 0$ byte (no payload)

$100000 = 32$ byte (32 bytes of payload)

The PID field is used to detect if the received packet is new or retransmitted. PID prevents the PRX device from presenting the same payload more than once. The PID field is incremented at the TX side for each new packet received and write FIFO through the SPI. The PID and CRC fields are used by the PRX device to determine if a packet is retransmitted or new. If a packet has the same PID as the previous packet, Si24R1 compares the CRC sums from both packets. If the CRC sums are also equal, the last received packet is considered a copy ofthe previously received packet and discarded.

When NO ACK bit is 1, it indicates telling the receiver that the packet is not to be auto acknowledged. For the transmitter, to set NO_ACK bit high must first be enabled in the FEATURE register by setting the EN_DYN_ACK bit, and set the NO_ACK flag bit in the packet control field with this command: W_TX_PAYLOAD_NOACK. The PRX does not transmit an ACK packet when it receives this packet, even if it is working in ACK mode.

The payload is the user defined content of the transmitted packet. It can be up to 32 bytes.

The CRC field is the mandatory error detection mechanism in the packet. It is either 1 or 2 bytes, and the number of bytes is set by the CRCO bit in the CONFIG register.

4.2 ARQ communication mode

In the TX mode the PTX device assembles the preamble, address, packet control field, payload and CRC to make a complete packet first and then transmits the packet with RF module.

In the RX mode the receiver constantly searches for a valid packet by a matching address and a valid CRC. After the packet is validated, the receiver disassembles the packet and loads the payload into the RX FIFO and generates interrupt to assert the MCU. MCU can read data in the RX FIFO register through SPI at anytime.

4.2.1 ACK mode

When write the data to the TX FITO using the W_TX_PAYLOAD command, the NO_ACK flag bit in the packet control field is reset after the data is packaged. After receiving a frame of valid data, the PRX asserts RX_DR interrupt and automatically send a frame of ACK signal. When receiving the ACK signal, the PTX automatically clears the TX FIFO and generates TX DS transmission interrupt, then the communication is successful.

To ensure that the ACK packet from the PRX is transmitted to the correct PTX, the PRX

takes the data pipe address where it received the packet and uses it as the TX address when transmitting the ACK packet. On the PTX the TX_ADDR must be the same as the RX ADDR P0 and as the pipe address for the designated pipe.

If the PTX does not receive the ACK signal within ARD time, it will retransmit the last frame data. If the number of retransmissions exceeds the programmed maximum limit(ARC) and still not receive an ACK packet, the PTX will generate MAX_RT interrupt. No further packets can be transmitted before MAX_RT interrupt is cleared. All interrupts are cleared by writing to the STATUS register. The PLOS CNT register is incremented at each MAX RT interrupt, and is used to count the total number of transmissions since the last channel change. The ARC CNT register counts the number of retransmissions for the current transaction, and can be reset by initiating a new transaction. The number of times it is allowed to retransmit and Auto Retransmit Delay can be set by the ARC bit and ARD bit in the SETUP_RETR register. The Auto Acknowledgement feature is enabled by setting the EN_AA register.

Figure 4-3 shows a complete communication in ACK mode.

Figure 4-3ACK mode

The PID field is incremented at the TX side for each new packet received, so the PIDs in the two adjacent data packets sent should be different from each other. If several data packets are lost on the link, the PID fields may become equal to the last received PID.

If the PRX detects a packet has the same PID as the previous packet, then compares the CRC sums from both packets. If the CRC sums are also equal, the last received packet is considered a copy of the previously received packet and discarded, and the ACK signal is replied again. Figure 4-4 shows the PTX device did notreceive the ACK signal for the first data transmission. The ACK signal was received after retransmission, and the data communication was completed.

Figure 4-4 Communication mode of without ACKPAYLOAD

When PRX responds to the ACK signal, it can send an Auto Acknowledgement with payload data(ACKPLAYLOAD). In order to enable this function, the EN_ACK_PAY bit in the FETURE register must be set, and TX/RX must enable the dynamic payload length.

The PRX first uses W_ACK_PAYLOAD command to write the ACKPLAYLOAD corresponding to the receiving data pipe to the TX FIFO. When this pipe receives a new valid data, generates RX_DR interrupt and the ACK is automatically replied. The ACKPAYLOAD is automatically packaged and sent to the PTX. For the PTX both the TX_DS and RX_DR interrupt are asserts after receiving the ACK packet. When the PRX receives a packet of valid data sent by PTX again, it means the PTX has received ACKPLAYLOAD. Clear the data in the TX FIFO, and generate RX_DR and TX_DS interrupts at the same time. If the received data is a retransmission of the previous packet, repackage this ACKPAYLOAD and send it out as an ACK signal. Figure 4-5 shows the PTX device did notreceive the ACK signal with ACKPAYLOAD after the first transmission and retransmitted. Then PRX packaged the ACKPLAYLOAD again, and the PRX sent the next packet after receiving it.

Figure 4-5 Communication mode ofwith ACKPAYLOAD

4.2.2 NOACK Mode

On the PTX you can set the NO_ACK flag bit in the Packet Control Field with this command: W_TX_PAYLOAD_NOACK. After sending a packet of data, generates TX_DS interrupt immediately, and start to prepare transmitting next packet of data. After receiving data, the PRX checks if the NO_ACK flag is set and the data is valid, then generates RX_DR interrupt. It is means that a frame of data communication is finished and the PRX does not need to transmit an ACK packet. Additionally, the EN_DYN_ACK bit in FEATURE register must be set before using W_TX_PATLOAD_NOACK command.

4.2.3 Dynamic payload length (DPL) and static payload length

A PTX device with DPL enabled must have the EN_DPL bit in FEATURE register and the DPL P0 bit in DYNPD register set. The first 6 bits in the control field of the packaged data are the length of the data for sending.

The PRX set the EN_DPL bit in FEATURE register, and enable the pipe of DYNPD register. It will receive data according to the length control field. Thus, every time when receiving payload data, its length can be different. MCU can read out the payload length by using R_{RX} PL WID command. If it is static payload length by default, the payload length on the transmitter side must be the same every time, and must equal the value in the RX PW Px register on the receiver side.

4.2.4 Multi data pipes communication

Up to six Si24R1 configured as PTX can communicate with one Si24R1 configured as a PRX at the same time. At this time, PRX should enable data pipes with the bits in the EN_RXADDR register, and set data pipe address of PRX same as the TX address of the corresponding PTX. Data pipe 0 has a unique 5 bytes address, data pipes 1-5 share the four most significant address bytes.

If the PTX needs to receive ACK signal, the RX address for data pipe 0 (RX_ADDR_P0) must be equal to the TX address (TX_ADDR) in the PTX device

Figure 4-6 is an example of an address configuration for the PRX and PTX with Multi data pipes communication.

Figure 4-6 Multi pipes receiver example

The multi pipes operation can directly support 1:6 star networks at most.

5 SPI Interface

The SPI interface is a standard 4-wire SPI with a maximum data rate of 10Mbps.MCU can configure the Si24R1 through SPI interface, including R/W register、read and write FIFO $\sqrt{\ }$ read the status of Si24R1 and clear the interrupts etc.

5.1 SPI Commands

Table 5-1 shows the SPI commands, and every new command must be started by a high to low transition on CSN pin. Everytime a SPI operation, the first byte output by MISO is the value of the STATUS register, then the command determines whether to output the value or not (never output HRS value).

- \blacksquare <Command word: MSBit to LSBit > -- one byte
- <Data bytes: LSByte to MSByte, MSBbit in each byte first > See Figure 5-1 & Figure 5-2 for timing information.

5.2 SPI Timing

SPI operation includes basic Read/Write operation and other command operation. Figure 5-1 and Figure 5-2 show the SPItiming.

ATTATION:Si24R1 must be in Shutdown/Standby/Idle-Tx mode before writing to the configuration registers.

Figure 5-3 SPI typical timing

6 Register Table

7 Electrical specification

7.1 Limitation parameter

7.2 Electrical specification

Conditions: VDD = 3V, VSS = 0V, TA = 27 °C . Crystal oscillator $C_1 = 12pF$

8 Package

Figure 8-1 Top view

Figure 8-2 Package measurement (Top view)

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
$\mathbf A$	0.70	0.75	0.80
${\bf A1}$		0.02	0.05
$\mathbf b$	0.18	0.25	0.30
D	3.90	4.00	4.10
D2	2.55	2.65	2.75
e	0.50BSC		
E2	2.55	2.65	2.75
\bf{E}	3.90	4.00	4.10
Ne	2.00BSC		
Nd	2.00BSC		
L	0.35	0.40	0.45
$\mathbf h$	0.30	0.35	0.40
U	0.20 REF.		
L/F (mil)	114×114		

Table 8-2 Package measurement

9 Typical Application Schematic

9.1 Typical Application Schematic

Figure 9-1 Typical application schematic

Table 9-1 Recommended components (BOM)

* When the system cannot supply stable voltage, such as using button battery to power supply. It is recommended to use 100uF capacitor to stabilize the voltage. Meanwhile, the capacitor should not have a large leakage current.

Pin CE, CSN, SCK, MOSI, MISO, IRQ are the interface to MCU. When MCU does not operate Si24R1, output pin MISO and IRQ are floating, input pin CE, CSN, SCK, MOSI must connect the power or ground through MCU interface.

9.2 PCB layout

As shown in the figure below is the PCB layout example for the typical application schematic Figure 9-2. A double-sided FR-4 board is used. There is a copper clad surface on the top and bottom layers respectively, the copper clad surfaces of the top and bottom layers are connected by a large number of vias, and there is no copperclad surface under the antenna. The bottom layer of PCB is the ground plane. To ensure better RF performance, die exposed at the bottom of the IC is recommended to connect to PCB ground plane. It is strongly recommended to keep it connected.

Figure 9-2 Top overlay (0402 size passive components)

Figure 9-3 Toplayer $(0402$ size passive components)

Figure 9-4 Bottom layer

10 Version Information

11 Order Information

Package marking

Si24R1: chip code

A: package date code, 5 represents year 2020

BB: week of sending out processing, 42 represents in the year A the 42th week

C: package factory code, A、HT、NJ orWA, can also abbreviated as A、H、N or W

D: test factory code, A、Z or H

EE: production batch code

Table 11-1 Si24R1 order example

Appendix A - Configuration and communication example

MODE 1: ACK MODE

PTX Configuration:

```
spi_rw_reg(SETUP_AW, 0x03); \frac{1}{\sqrt{2}} // configure address width 5 bytes
spi_write_buf(TX_ADDR, TX_ADDRESS, 5); // write in TX address, 5 bytes
spi_write_buf(RX_ADDR_P0, TX_ADDRESS, 5); //address of pipe0 is the same with TX address
spi_write_buf(W_TX_PAYLOAD, buf, TX_PLOAD_WIDTH); // write data in TX FIFO
spi_rw_reg(FEATURE, 0x04); //Enable dynamic payload length
spi_rw_reg(DYNPD, 0x01); //enable DPL_P0
spi_rw_reg(SETUP_RETR, 0x15); //configure ARD=500us ,ARC=5
spi_rw_reg(RF_CH, 0x40); \frac{1}{2} // configure RF channel
spi_rw_reg(RF_SETUP, 0x0e); \frac{1}{2} // configure TX data rate=2Mbps and power
spi_rw_reg(CONFIG, 0x0e); \frac{1}{2} // set TX MODE, enable CRC and maskable interrupt
CE = 1;
```
PRX Configuration:

```
spi_write_buf(RX_ADDR_P0, TX_ADDRESS, 5); // address of pipe0 is the same with RX address
spi_rw_reg(EN_RXADDR, 0x01); //Enable data pipe 0.
spi_rw_reg(RF_CH, 0x40); // configure RF channel
spi_rw_reg(SETUP_AW, 0x03); // configure address width:5 bytes
spi_rw_reg( FEATURE, 0x04); //Enable dynamic payload length
spi_rw_reg(DYNPD, 0x01); // enable DPL_P0
spi_rw_reg(RF_SETUP, 0x0e); // configure TX data rate=2Mbps and power
spi_rw_reg(CONFIG, 0x0f); \frac{1}{2} // set RX MODE, enable CRC and maskable interrupt
CE = 1:
```
MODE 2 : NOACK MODE

PTX Configuration:

```
spi_write_buf( TX_ADDR, TX_ADDRESS, 5); // write in TX address
spi_rw_reg( FEATURE, 0x01); // Enable W_TX_PAYLOAD_NOACK
spi_write_buf(W_TX_PAYLOAD_NOACK, buf, TX_PLOAD_WIDTH); // write data in TX FIFO
spi_rw_reg(SETUP_AW, 0x03); // configure PTX address width 5 bytes
spi_rw_reg( RF_CH, 0x40); \frac{1}{2} // configure RF channel 0x40
spi_rw_reg(RF_SETUP, 0x08); // configure TX data rate=2Mbps
spi_rw_reg( CONFIG, 0x0e); // set TX MODE, enable CRC and CRC length is 2bytes
CE = 1;
```
PRX Configuration:

spi_write_buf(RX_ADDR_P0, TX_ADDRESS, 5); // write in RX address spi_rw_reg(EN_RXADDR, 0x01); // Enable data pipe 0 spi_rw_reg(RF_CH, 0x40); $\frac{1}{2}$ // configure RF channel spi_rw_reg(RX_PW_P0, TX_PLOAD_WIDTH); //configure pipe 0 payload length spi_rw_reg(RF_SETUP, 0x08); // configure TX data rate=2Mbps, TX power=-18dbm spi_rw_reg(CONFIG, 0x0f); // set RX MODE, enable CRC and CRC length is 2bytes $CE = 1;$

MODE 3: PRX turn on multiple pipes

```
Dynamic length payload:
```

```
spi_rw_reg(FEATURE, 0x04);
    spi_rw_reg(DYNPD, 0x3F) ; //enable all pipes dynamic payload length
    spi_rw_reg(EN_RXADDR, 0x3F); // enable all pipes
    spi_rw_reg(RF_CH, 0x40); \frac{1}{2} // configure RF channel 0x40
    spi_rw_reg(SETUP_AW, 0x03); // configure address width 5 bytes
    spi_rw_reg(CONFIG, 0x0B); // set RX MODE
    CE = 1;
Static length payload:
    spi_rw_reg(RX_PW_P0, 0x20); //configure data length of pipe0
    spi_rw_reg(RX_PW_P1, 0x20);
    spi_rw_reg(RX_PW_P2, 0x20);
    spi_rw_reg(RX_PW_P3, 0x20);
    spi_rw_reg(RX_PW_P4, 0x20);
    spi_rw_reg(RX_PW_P5, 0x20);
    spi_rw_reg(EN_RXADDR, 0x3F); // enable all pipes
    spi_rw_reg(RF_CH, 0x40); // configure RF channel 0x40
    spi_rw_reg(SETUP_AW, 0x03); // configure PRX address width 5
    spi_rw_reg(CONFIG, 0x0F); // set RX MODE
    CE = 1;
```