



BL616/BL618

Datasheet

Version: 2.5

Copyright @ 2024

www.bouffalolab.com

Features

- Wireless (Tier-1 RF Performance)
 - 2.4 GHz RF transceiver
 - Wi-Fi 6 (IEEE 802.11 b/g/n/ax)
 - Bluetooth® 5.3 Dual-mode (BT+BLE)
 - IEEE 802.15.4(Zigbee/Thread)
 - Wi-Fi Fast connection with BLE assistance
 - Wi-Fi/Bluetooth/802.15.4 Coexistence
 - Wi-Fi Security WPS/WEP/WPA/WPA2/WPA3
 - Wi-Fi 20/40MHz BW, 1T1R, up to 229.4 Mbps
 - Support LDPC, STBC, Beamformee, DL/UL OFDMA, MU-MIMO, TWT (Target Wake Time), SR(Spatial Reuse), DCM (Dual Carrier Modulation), ER (Extended Range)
 - Support Aggregation (AMPDU, AMSDU), Immediate Block Ack, Fragmentation and Defragmentation
 - Support RX diversity
 - Support IEEE 802.11e QoS WMM (Wi-Fi MultiMedia), IEEE 802.11w PMF (Protected Management Frames)
 - STA, SoftAP, STA+SoftAP and sniffer modes
 - Multi-Cloud connectivity
 - Integrated RF balun, PA/LNA
 - Support External PA/LNA
- Microcontroller Subsystem
 - 32-bit RISC-V CPU with FPU and DSP
 - L1 cache
 - RTC timer up to One year
- Two 32-bit general purpose timers
- Four DMA channels
- Dynamic Frequency from 1MHz to 320MHz
- JTAG development support
- support NOR FLASH XIP
- Audio Codec(Only for BL618)
 - ADC*1 (MIC, SNR>92dB)
 - DAC*1 (Speaker, SNR>95dB)
 - Support 8/12/16/22.05/24/32/44.1/48KHz
- Memory
 - 532KB SRAM¹
 - 128KB ROM
 - 4Kb eFuse
 - Embedded 2/4/8MB Flash (Optional)
 - Embedded 4/8MB pSRAM (Optional,only for BL618)
- Video/Image (Only for BL618)
 - Camera Sensor DVP interface
 - Video Codec MJPEG encoding
 - LCD Display (QSPI, DBI, RGB)
- Security
 - Secure boot; Secure debug
 - XIP On-The-Fly AES Decryption (OTFAD)
 - Support sensitive SW isolation (TrustZone)
 - AES-CBC/CCM/GCM/XTS modes
 - MD5, SHA-1/224/256/384/512

¹532K SRAM includes 4K HBN RAM , 16K Dcache RAM and 32K Icache RAM.

- TRNG (True Random Number Generator)
- PKA (Public Key Accelerator) for RSA/ECC
- Peripherals
 - USB 2.0 HS OTG (High-Speed 480MHz)
 - SDIO 2.0 slave
 - SD-card interface
 - Two UART (Support 5V IO)
 - Two I2C, support host mode
 - SPI master/slave
 - I2S master/slave
 - 1 PWM (4 channels with complementary outputs)
 - General-Purpose 12~16-bit ADC
 - General-Purpose 12-bit DAC
- General analog comparators (ACOMP)
- Flexible 19 (BL616) or 35 (BL618) GPIOs
- Power Modes (Ultra-low Power modes)
 - Off ; Hibernate (<1uA)
 - Power Down Sleep (flexible)
- Clock
 - Support XTAL 24/26/32/38.4/40MHz
 - Support XTAL 32.768KHz
 - Internal RC 32KHz & 32MHz oscillator
 - Internal System & Audio PLL
- Package Type
 - 40 pin QFN (BL616)
 - 56 pin QFN (BL618)

1 Overview	9
2 Functional Description	12
2.1 CPU	13
2.2 Cache	13
2.3 Memory	13
2.4 DMA	14
2.5 Memory Map	14
2.6 Interrupt	15
2.7 Boot	16
2.8 Power	16
2.9 Clock	16
2.10 Peripheral	18
2.10.1 GPIO	18
2.10.2 UART	18
2.10.3 SPI	18
2.10.4 I2C	19
2.10.5 EMAC(Only for BL618)	19
2.10.6 I2S	21
2.10.7 TIMER	21
2.10.8 PWM	21
2.10.9 IR(IR-remote)	22
2.10.10 Audio ADC(Only for BL618)	22
2.10.11 Audio DAC(Only for BL618)	23
2.10.12 GPADC	23
2.10.13 High precision ADC	23
2.10.14 SDIO	24

3	Pin Definition	26
3.1	Power tree	63
4	Audio characteristic(Only for BL618)	64
5	Electrical Specifications	66
5.1	Absolute Maximum Rating	66
5.2	Operating Condition	66
5.2.1	Power characteristics	66
5.2.2	IO DC characteristics	67
5.2.3	Power-on sequence	67
5.2.4	Shutdown Sequence	69
5.2.5	Temperature sensor characteristics	70
5.2.6	General operating conditions	70
5.2.7	GPADC characteristics	70
6	Product use	72
6.1	Moisture Sensitivity Level(MSL)	72
6.2	Electro-Static discharge (ESD)	73
6.3	Reflow Profile	73
7	Reference Design	75
8	Package Information(QFN40)	77
9	Package Information(QFN56)	79
10	Top Marking Definition	81
11	Ordering Information	82
12	Revision history	84

List of Figures

1.1	BL616 block diagram	9
1.2	BL618 block diagram	10
2.1	BL616 System Architecture	12
2.2	BL618 System Architecture	13
2.3	Clock Architecture	17
2.4	EMAC Timing Diagram	20
2.5	Card Input Timing	24
2.6	Card Output Timing	24
3.1	BL616 pin layout	26
3.2	BL618 pin layout	27
3.3	Power Block Diagram	63
5.1	Power-on sequence	68
5.2	Shutdown sequence	69
6.1	Classification Profile (Not to scale)	73
7.1	BL616 Reference Design	75
7.2	BL618 Reference Design	76
8.1	QFN40 Package drawing	77
9.1	QFN56 Package drawing	79
10.1	Top Marking Definition	81
11.1	Part Number	82

List of Tables

1.1	BL61x features and peripheral counts	10
2.1	Memory address map	14
2.2	Memory Map	14
2.3	Boot mode	16
2.4	Timing conditions for using RX Clock	20
2.5	Timing conditions without using RX Clock	20
2.6	Bus Timing - Parameters Values	25
3.1	Pin definition	27
4.1	AUADC performance	64
4.2	AUDAC performance	64
5.1	Absolute Maximum Rating	66
5.2	Recommended Power Operating Range	66
5.3	IO DC characteristics	67
5.4	Power-on sequence parameters	68
5.5	Shutdown sequence parameters	69
5.6	Temperature Sensor Characteristics	70
5.7	Thermal Characteristics	70
5.8	General Operating Conditions	70
5.9	GPADC characteristics	70
5.10	ADC electrical characteristic	71
6.1	Reference Conditions for Drying Mounted or Unmounted SMD Packages (User Bake: Floor life begins counting at time = 0 after bake)	72
6.2	Classification Reflow Profiles	74
8.1	QFN40 Size Description	77

9.1 QFN56 Size Description	80
11.1 Part Order Options	82
11.2 Product Packaging Information	83
12.1 Document revision history	84

BL616/BL618 is Wi-Fi 6 + Bluetooth 5.3 + 802.15.4(Zigbee/Thread) combo chipset for ultra-low-power applications.

BL616/BL618 mainly includes two subsystems, wireless and microcontroller.

Wireless subsystem contains 2.4G radio, Wi-Fi 802.11b/g/n/ax, BT/BLE, and 802.15.4 baseband/MAC designs.

Microcontroller subsystem contains a low-power 32-bit RISC-V CPU with floating point units, DSP units, highspeed cache and memories. Power Management Unit controls low-power modes. Moreover, variety of security features are supported.

Peripheral interfaces include Camera(Only for BL618), Display(Only for BL618), MJPEG(Only for BL618), Audio Codec(Only for BL618), USB2.0, SDU, Ethernet(Only for BL618), SD/MMC(SDH), SPI, UART, I2C, I2S, PWM, GPDAC, GPADC, ACOMP and GPIOs. Flexible GPIO configurations are supported. BL616 has total 19 GPIOs and BL618 has total 35 GPIOs.




Fig. 1.1: BL616 block diagram




Fig. 1.2: BL618 block diagram

Table 1.1: BL61x features and peripheral counts

Module	BL616	BL618
CPU	E907@ 320MHz	E907@ 320MHz
I-Cache	32K	32K
D-Cache	16K	16K
SRAM	484K	484K
PSRAM	X	4M
eFuse	4K	4K
ROM	128K	128K
Flash	embedded/external, capacity depends on model	Generally external, the capacity depends on the model
UART	2	2
SPI	1	1
EMAC	X	✓
USB 2.0	✓	✓
SDIO slave	✓	✓
SDIO Host	✓	✓
I2C	2	2
I2S	1	1
PWM	1 PWM (4 channels with complementary outputs)	1 PWM (4 channels with complementary outputs)
GPADC	11 channels	12 channels
GPDAC	✓(GPIO2/3)	✓(GPIO2/3)
ACOMP	✓	✓

Table 1.1: BL61x features and peripheral counts(continued)

Module	BL616	BL618
GPIO	19	35
DMA	✓	✓
GLB	✓	✓
PDS	✓	✓
HBN	✓	✓
MJPEG	X	✓
SEC ENG	✓	✓
Display	X	✓
CAM	X	✓
Audio DAC	X	✓
Audio ADC	X	✓
Timer	✓	✓
IR(RX)	✓(GPIO10-17,GPIO20-22)	✓(GPIO9-23)

Functional Description

BL616/BL618 main functions described as follows:




Fig. 2.1: BL616 System Architecture




Fig. 2.2: BL618 System Architecture

The CPU has two buses, AXI and AHB. ROM, Flash and PSRAM (Only for BL618) are hung on the AXI bus to achieve high-speed access to these memory units. Each peripheral is connected to the CPU through the AHB bus.

2.1 CPU

BL616/BL618 has a built-in 32-bit RISC-V CPU, which adopts a 5-stage pipeline structure: fetch, decode, execute, memory access, write back, support RISC-V 32/16-bit mixed instruction set, including 64 external Interrupt source, there are 4 bits that can be used to configure the interrupt priority.

2.2 Cache

The cache of BL616/BL618 improves the performance of CPU accessing external memory, including 32K instruction cache and 16K data cache.

2.3 Memory

BL616/BL618 memory includes: on-chip zero-delay SRAM memory, read-only memory, write-once memory, Embedded flash (optional), embedded pSRAM (optional, only for BL618).

2.4 DMA

The DMA controller has 4 dedicated channels to manage data transfers between peripherals and memory to improve CPU/bus efficiency. DMA has four transfer types, memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral modes.

The DMA also supports the LLI (Linked List Item) feature, which consists of a series of linked lists that predefine multiple transfers, and then the hardware automatically completes all transfers based on the size and address of each LLI.

Peripherals supported by DMA include UART,I2C,SPI,Audio(Audio ADC and Audio DAC, only for BL618),GPIO,I2S,DBI(Only for BL618),GPADC,GPDAC.

2.5 Memory Map

Table 2.1: Memory address map

Module	Size	Base Address	
		Cache	Non-cache
OCRAM	320KB	0x62FC0000	0x22FC0000
WRAM	160KB	0x63010000	0x23010000

OCRAM and WRAM can be accessed either through the AHB bus or through AXI. When the CPU uses the 0x62FC0000 address to access the OCRM, it will go through the internal cache and access the OCRM through AXI to AHB. When the CPU uses the 0x22FC0000 address to access the OCRM, it will directly access the OCRM through the AHB bus.

Table 2.2: Memory Map

Module	Target	Base Address	Size	Description
FLASH	Flash	0xA0000000	128MB	Application address space
PSRAM	pSRAM	0xA8000000	128MB	pSRAM memory address space (optional, depends on the specific chip model, only for BL618)
RAM	HBN RAM	0x20010000	4KB	HBN RAM,mainly used for data saving in ultra-low power mode
Peripheral	USB	0x20072000	4KB	USB High Speed OTG Control Register
	EMAC	0x20070000	4KB	EMAC Control Register(Only for BL618)
	SDH	0x20060000	4KB	SDH Control Register
	MJPEG	0x20059000	4KB	MJPEG Control Register(Only for BL618)
	DVP	0x20057000	4KB	DVP camera interface Control Register(Only for BL618)
	Efuse	0x20056000	4KB	Efuse storage Control Register

Table 2.2: Memory Map (continued)

Module	Target	Base Address	Size	Description
Peripheral	AUDIO DAC	0x20055000	4KB	Audio DAC Control Register(Only for BL618)
	PSRAM_Ctrl	0x20052000	4KB	PSRAM Control Register(Only for BL618)
	HBN	0x2000F000	4KB	Hibernate register
	PDS	0x2000E000	4KB	Power-down sleep register
	SDU	0x2000D000	4KB	SDU Control Register
	DMA	0x2000C000	4KB	DMA Control Register
	SF_Ctrl	0x2000B000	4KB	Serial Flash Control Register
	Audio ADC	0x2000AC00	256B	Audio ADC Control Register(Only for BL618)
	I2S	0x2000AB00	256B	I2S Control Register
	I2C1	0x2000A900	256B	I2C1 Control Register
	Display	0x2000A800	256B	Display Control Register(Only for BL618)
	IRR	0x2000A600	256B	IR Receiver Control Register
	TIMER	0x2000A500	256B	TIMER Control Register
	PWM	0x2000A400	256B	PWM Control Register
	I2C0	0x2000A300	256B	I2C0 Control Register
	SPI	0x2000A200	256B	SPI Control Register
	UART1	0x2000A100	256B	UART1 Control Register
	UART0	0x2000A000	256B	UART0 Control Register
	TZ	0x20005000	4KB	TrustZone Control Register
	SEC_ENG	0x20004000	4KB	Security Engine Control Register
	GPIP	0x20002000	1KB	General Purpose DAC/ADC/ACOMP Interface Control Register
GLB	0x20000000	4KB	Global control register	
ROM	ROM	0x90000000	128KB	Bootrom address space

2.6 Interrupt

BL616/BL618 supports internal RTC clock wake-up and external interrupt wake-up to realize low-power sleep wake-up function.

The CPU interrupt controller supports a total of 64 maskable interrupt trigger sources including UART interrupt, I2C interrupt, SPI interrupt, timer interrupt, DMA interrupt, etc.

All I/O pins can be configured as external interrupt input mode, the external interrupt supports nine trigger types: synchronous high/low level trigger, synchronous rising/falling edge trigger, asynchronous high/low level trigger, asynchronous rising edge /Falling edge trigger and synchronous double edge trigger.

2.7 Boot

BL616/BL618 supports multiple boot options: UART,USB,SDU and Flash.

Table 2.3: Boot mode

Boot pin	Level	Description
GPIO2	1	Boot from UART(GPIO21/22)/USB/SDU, this mode is mainly used for flash programming or downloading image to RAM for execution (wireless transparent transmission scenario)
	0	Launch application image from Flash

2.8 Power

PMU (power management unit) manages the power of the entire chip and is divided into running, idle, sleep, hibernation and power off modes. The software can be configured to enter sleep mode and wake-up via RTC timer or EINT to achieve low-power sleep and accurate wake-up management.

Power down sleep modes are flexible for applications to configure as the lowest power consumption.

2.9 Clock

Clock control unit generates clocks to the core MCU and the peripheral SOC devices. The root clock source can be XTAL, PLL or RC oscillator. Dynamic power-saved by proper configurations such as sel, div, en, etc.




Fig. 2.3: Clock Architecture

2.10 Peripheral

Peripherals include GPIO, UART, SPI, I2C, PWM, Timer, IR(RX), Display(DBI/QSPI, only for BL618), I2S, Audio(Audio ADC+Audio DAC, Only for BL618), SDU, DVP(Only for BL618), MJPEG(Only for BL618), SD/MMC(SDH), Ethernet MAC(Only for BL618), GPDAC, GPADC, ACOMP, USB2.0.

2.10.1 GPIO

BL616 can have up to 19 GPIOs, BL618 can have up to 35 GPIOs, with the following features:

- Each GPIO can be used as general-purpose input and output function, pull-up/pull-down/float can be configured by software
- Each GPIO supports interrupt function, the interrupt supports synchronous high/low level trigger, synchronous rising/falling edge trigger, asynchronous high/low level trigger, asynchronous rising/falling edge trigger and synchronous double edge trigger
- Each GPIO can be set to high-impedance state for low-power modes

2.10.2 UART

The chip has two built-in universal asynchronous serial transceivers (UART0/1) with the following features:

- Supports CTS and RTS flow control in hardware
- Support LIN master/slave function
- Configurable data bits, stop bits and parity bits
- Supports automatic baud rate detection for common/fixed characters
- The working clock can be selected as FCLK, XCLK or 160MHz, the maximum baud rate supports 10Mbps
- TX and RX have independent FIFO, FIFO depth is 32 bytes, support DMA function

2.10.3 SPI

The chip has a built-in SPI, which can be configured as master mode or slave mode. The SPI module clock is XCLK or 160MHz, and has the following characteristics:

- In master mode, clock frequency up to 80 MHz
- In slave mode, the maximum allowed master clock frequency is 80 MHz
- The bit width of each frame can be configured as 8-bit / 16-bit / 24-bit / 32-bit
- Adaptive FIFO depth change characteristics, suitable for high-performance scene applications
 - When the bit width is 32 bits, the depth of the FIFO is 8

- When the bit width is 24 bits, the depth of the FIFO is 8
- When the bit width is 16 bits, the depth of the FIFO is 16
- When the bit width is 8 bits, the depth of the FIFO is 32
- Support DMA transfer mode

2.10.4 I2C

The chip has two built-in I2C interfaces with the following features:

- Supports multi-master mode and arbitration function
- The working clock can be selected as BCLK or XCLK
- With device address register, register address register, register address length can be set to 1 byte/ 2 bytes/ 3 bytes/ 4 bytes
- I2C has independent transceiver FIFO, FIFO depth is 2 word
- Support DMA function

2.10.5 EMAC(Only for BL618)

The EMAC module is a 100Mbps Ethernet Media Access Controller (EMAC) compatible with IEEE 802.3, with the following features:

- Compatible with the MAC layer defined by IEEE 802.3
- PHY supporting MII/RMII interface defined by IEEE 802.3
- Interacts with PHY through MDIO interface
- Supports 100 Mbps Ethernet
- Supports half-duplex and full-duplex
- Supports automatic flow control and control frame generation in the full-duplex mode
- Supports collision detection and retransmission in the half-duplex mode
- Supports the generation and verification of CRC
- Generates and removes data frame preamble
- Supports automatic extension of short data frames when sending
- Detects too long/short data frames (length limit)
- Transmits long data frames (> standard Ethernet frame length)
- Automatically discards data packets with over-limit retransmission times or too small frame gap

- Broadcast packet filtering
- Internal RAM for storing up to 128 BDs
- Splits and configures a data packet to multiple consecutive Bds when sending
- Various event flags sent or received
- Generates a corresponding interrupt when an event occurs

The EMAC timing diagram is shown below:




Fig. 2.4: EMAC Timing Diagram

Table 2.4: Timing conditions for using RX Clock

Set the corresponding bit of register eth_cfg0:cfg_inv_eth_rx_clk = 1 , cfg_inv_eth_tx_clk = 0 , cfg_sel_eth_ref_clk_o = 0						
Timing parameters(1.8V, Load = 20PF)		Min.	Typ	Max.	Unit	Note
T_{cyc}	Clock Cycle	-	20	-	ns	Clock From ETH PHY
T_{vid}	Output Valid Delay	6.98	-	15.63	ns	TXD/TX_EN
T_{su}	Input Setup Time	11.64	-	-	ns	RXD/RX_DV/RXERR
T_h	Input Hold Time	0	-	-	ns	RXD/RX_DV/RXERR

Table 2.5: Timing conditions without using RX Clock

Set the corresponding bit of register eth_cfg0:cfg_inv_eth_rx_clk = 0 , cfg_inv_eth_tx_clk = 0 , cfg_sel_eth_ref_clk_o = 0						
Timing parameters(1.8V, Load = 20PF)		Min.	Typ	Max.	Unit	Note
T_{cyc}	Clock Cycle	-	20	-	ns	Clock From ETH PHY
T_{vid}	Output Valid Delay	6.98	-	15.63	ns	TXD/TX_EN
T_{su}	Input Setup Time	3.5	-	-	ns	RXD/RX_DV/RXERR
T_h	Input Hold Time	2	-	-	ns	RXD/RX_DV/RXERR

2.10.6 I2S

The chip has a built-in I2S interface with the following features:

- Supports master mode as well as slave mode
- Support Left-justified/ Right-justified/ DSP and other data formats, the data width can be configured as 8/16/24/32 bits
- The working clock is Audio PLL
- Supports both four-channel and six-channel modes in addition to mono/dual-channel mode
- Supports playback of mono audio dubbing to binaural mode
- Support dynamic mute switching function
- I2S has independent transceiver FIFO, FIFO depth is 16 word
- Support DMA function

2.10.7 TIMER

The chip has two built-in 32-bit general-purpose timers and a watchdog timer with the following features:

- The clock source of the general timer can be selected from FCLK/32K/XTAL, and the clock source of the watchdog timer can be selected from FCLK/32K/XTAL
- 8-bit divider for each counter
- Each group of general-purpose timers includes three compare registers, supports compare interrupts, and supports FreeRun mode and PreLoad mode in counting mode
- 16-bit watchdog timer, supports two watchdog overflow modes: interrupt or reset

2.10.8 PWM

The chip has a built-in group of PWM signals, each group contains 4-channel PWM signal output, and each channel can be set to 2-channel complementary PWM, with the following characteristics:

- Three clock sources BCLK/XCLK/32K to choose from, with 16-bit clock divider
- Each group of PWM can be independently set to a different period
- Each channel PWM has dual threshold settings, which can set different duty cycles and phases to increase pulse elasticity
- Each channel PWM has independent dead time setting
- Each PWM output pin can be set to a different active level
- Each PWM has an independent connection switch to select whether to connect to the internal counter, and to set

the default output level when not connected

- Brake signal can put the PWM output level into a preset state
- Up to 11 trigger sources that can be used to trigger ADC conversions
- Supports multiple interrupt types: counter overflow interrupt, threshold value comparison interrupt, cycle count interrupt

2.10.9 IR(IR-remote)

The chip has a built-in infrared remote control with the following features:

- Supports receiving data with fixed protocols NEC, RC-5, and receiving data in any format with pulse width counting
- The clock source is XCLK, the maximum operating frequency is 40MHz
- Receive supports up to 64-bit data bits
- Receive FIFO depth of 128 bytes
- Support receive end interrupt

2.10.10 Audio ADC(Only for BL618)

- The chip has an integrated 1-channel audio ADC (not to be used simultaneously with the high precision ADC) with the following features:
 - Sampling rate:8k~96k
 - Signal-to-noise ratio (A-W): 96dB @ 6dB gain, 48K sampling rate
 - Harmonic distortion + noise: -90dB @ 6dB gain, 48K sample rate
 - Analogue preamp gain: 6 to 42 dB, 3dB steps
 - Analogue fully differential input or single-ended input
- Adjustable high-pass filter and digital volume control
- PDM interface support (1 way DMIC supported)
- Input signal multiplexing GPIO
- Transmit FIFO width of 32-bit, depth of 8
- Support for DMA transfer mode

2.10.11 Audio DAC(Only for BL618)

- Chip with integrated 1-channel audio DAC with the following features.
 - Sampling rate:8k~48k
 - Signal to noise ratio (A-W): 95dB @ 48K sample rate
 - Harmonic distortion + noise: -80dB @ 48K sample rate
- Adjustable digital volume control
- Supports differential complementary outputs
- Output signal multiplexing GPIO
- Transmit FIFO width of 32-bit, depth of 16
- Support for DMA transfer mode

2.10.12 GPADC

The chip has a built-in 12bits successive approximation analog-to-digital converter (ADC) with the following features.

- The maximum sampling rate of single-channel continuous conversion mode can reach 2M, and the maximum sampling rate of other conversion modes is 500K
- Supports 12 external analog channels
- Support single-channel single conversion, single-channel continuous conversion, multi-channel single conversion, multi-channel continuous conversion
- Supports 2.0V, 3.2V selectable internal reference voltages and 12/14/16bits (via oversampling) left-aligned conversion results
- 32-byte deep FIFO, multiple interrupt support, DMA support
- ADC can be used to measure supply voltages in addition to common analog signal measurements
- Can be used for temperature detection by measuring internal/external diode voltages

2.10.13 High precision ADC

- The chip has a built-in 1-channel high precision ADC (not to be used simultaneously with audio CODEC) with the following features.
 - Supports fully differential input, 4 channels
 - Effective resolution (ER): 19.5 bit
 - Programmable gain amplifier: 6dB to 42dB (2 to 128x), 3dB steps

- Programmable data rates: 20SPS, 100SPS, 200SPS, 400SPS, 1000SPS, 2000SPS
- Supports high accuracy/low latency dual set digital filters
- Supports 50Hz/60Hz simultaneous frequency suppression
- Supports software global chopping, ER=20.7bit, below 1uV offset voltage
- Multiplexed GPIO input signals
- Transmit FIFO width of 32-bit, depth of 8
- Supports polling, interrupt and DMA transfer modes

2.10.14 SDIO

The SDIO timing diagram is shown below:




Fig. 2.5: Card Input Timing




Fig. 2.6: Card Output Timing

Table 2.6: Bus Timing - Parameters Values

Symbol	Parameter	Remark	Min.	Typ	Max.	Unit
Clock CLK (All values are referred to min (VIH) and max (VIL))						
f_{PP}	Clock frequency Data Transfer Mode	$C_{CARD} \leq 10 \text{ pF}$ (1 card)	0		50	MHz
t_{WL}	Clock low time	$C_{CARD} \leq 10 \text{ pF}$ (1 card)	7			ns
t_{WH}	Clock high time	$C_{CARD} \leq 10 \text{ pF}$ (1 card)	7			ns
t_{TLH}	Clock rise time	$C_{CARD} \leq 10 \text{ pF}$ (1 card)			3	ns
t_{THL}	Clock fall time	$C_{CARD} \leq 10 \text{ pF}$ (1 card)			3	ns
Inputs CMD, DAT (referenced to CLK)						
t_{ISU}	Input set-up time	$C_{CARD} \leq 10 \text{ pF}$ (1 card)	6			ns
t_{IH}	Input hold time	$C_{CARD} \leq 10 \text{ pF}$ (1 card)	2			ns
Outputs CMD, DAT (referenced to CLK)						
t_{ODLY}	Output Delay time during Data Transfer Mode	$C_L \leq 40 \text{ pF}$ (1 card)			14	ns
t_{OH}	Output Hold time	$C_L \geq 15 \text{ pF}$ (1 card)	2.5			ns
C_L	Total System capacitance for each line ¹	1 card			40	pF

¹ In order to satisfy stringent timing, host shall drive only one card.

Pin Definition

BL616 40-pin package includes 15 fixed power ports, 6 fixed analog ports, and up to 19 configurable GPIO ports.




Fig. 3.1: BL616 pin layout

BL618 56-pin package includes 15 fixed power ports, 6 fixed analog ports, and up to 35 configurable GPIO ports.




Fig. 3.2: BL618 pin layout

Table 3.1: Pin definition

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
1	1	AVDD15_RF1	Analog	ANT	-	-	ANT	RF signal pin
2	2	-	Power,Input	AVDD33_RF1	-	-	AVDD33_RF1	RF transmitter power supply, 3.3V
3	3	-	Power,Input	AVDD33_RF2	-	-	AVDD33_RF2	RF transmitter power supply, 3.3V

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
4	4	VDDIO_1	DI/DO	PAD_GPIO_0	0	-	-	-
					1	-	SPI_SS	SPI Slave Select
					2	-	-	-
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_0_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_0_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_0_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_0_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_0_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_0_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_0_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_0_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_VSYNC ¹	Camera 1 Vertical Sync (Only for BL618)
					10	-	ADC_CH9	ADC Channel 9
					11	-	SWGPIO0	Software GPIO 0
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive					
	reg_pwm1_io_sel=1	PWM0_CH0P	PWM0 Channel 0 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
5	5	VDDIO_1	DI/DO	PAD_GPIO_1	0	-	-	-
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	-	-
					3	-	I2S_FS	I2S Frame Sync
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_1_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_1_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_1_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_1_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_1_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_1_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_1_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_1_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_HSYNC	Camera 1 Horizontal Sync (Only for BL618)
					10	-	ADC_CH8	ADC Channel 8
					11	-	SWGPIO1	Software GPIO1
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive					
	reg_pwm1_io_sel=1	PWM0_CH0N	PWM0 Channel 0 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TCK	MO JTAG Test Clock					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
6	6	VDDIO_1	DI/DO	PAD_GPIO_2	0	-	-	
					1	-	SPI_MISO ²	SPI Master Input, Slave Output
					2	-	-	-
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_2_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_2_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_2_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_2_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_2_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_2_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_2_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_2_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	ADC_CH2	ADC Channel 2
					11	-	SWGPIO2	Software GPIO 2
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive					
	reg_pwm1_io_sel=1	PWM0_CH1P	PWM0 Channel 1 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TDO	MO JTAG Test Data Out					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
7	7	VDDIO_1	DI/DO	PAD_GPIO_3	0	-	-	-
					1	-	SPI_MOSI	SPI Master Output, Slave Input
					2	-	-	-
					3	-	I2S_DO/I2S_RCLK_O	I2S Data Output/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_3_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_3_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_3_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_3_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_3_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_3_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_3_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_3_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_DAT0	Camera 1 Data 0 (Only for BL618)
					10	-	ADC_CH3	ADC Channel 3
					11	-	SWGPIO3	Software GPIO 3
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH3P	PWM0 Channel 3 Positive					
	reg_pwm1_io_sel=1	PWM0_CH1N	PWM0 Channel 1 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TDI	MO JTAG Test Data Input					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	8	VDDIO_1	DI/DO	PAD_GPIO_4	0	-	-	-
					1	-	SPI_SS	SPI Slave Select
					2	-	SF2_CS ³	NOR FLASH controller signal2 Chip Select
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_4_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_4_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_4_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_4_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_4_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_4_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_4_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_4_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPI04	Software GPIO 4
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive
						reg_pwm1_io_sel=1	PWM0_CH2P	PWM0 Channel 2 Positive
					22	-	DBI_TypeB_WRn	Display Bus Interface Type B Write Control (Only for BL618)
					23	-	DBI_TypeC_SCL	Display Bus Interface Type C Serial Clock (Only for BL618)
					24	-	DISP_QSPI_SCL	Display Quad SPI Serial Clock (Only for BL618)
					25	-	-	-
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	9	VDDIO_1	DI/DO	PAD_GPIO_5	0	-	-	-
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	SF2_D1	NOR FLASH controller signal2 Data 1
					3	-	I2S_FS	I2S Frame Sync
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_5_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_5_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_5_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_5_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_5_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_5_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_5_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_5_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPIOS	Software GPIO 5
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive
						reg_pwm1_io_sel=1	PWM0_CH2N	PWM0 Channel 2 Negative
					22	-	DBI_TypeB_CSn	Display Bus Interface Type B Chip Select (Only for BL618)
					23	-	DBI_TypeC_CSn	Display Bus Interface Type C Chip Select (Only for BL618)
					24	-	DISP_QSPI_CSn	Display Quad SPI Chip Select (Only for BL618)
					25	-	-	-
26	-	M0_JTAG_TCK	M0 JTAG Test Clock					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	10	VDDIO_1	DI/DO	PAD_GPIO_6	0	-	-	-
					1	-	SPI_MISO	SPI Master Input, Slave Output
					2	-	SF2_D2	NOR FLASH controller signal2 Data 2
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_6_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_6_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_6_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_6_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_6_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_6_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_6_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_6_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPI06	Software GPIO 6
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive
						reg_pwm1_io_sel=1	PWM0_CH3P	PWM0 Channel 3 Positive
					22	-	DBI_TypeB_RDn	Display Bus Interface Type B Read Control (Only for BL618)
					23	-	DBI_TypeC_SDA0	Display Bus Interface Type C Serial Data 0 (Only for BL618)
					24	-	DISP_QSPI_SDA0	Display Quad SPI Serial Data 0 (Only for BL618)
					25	-	-	-
26	-	M0_JTAG_TDO	M0 JTAG Test Data Out					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	11	VDDIO_1	DI/DO	PAD_GPIO_7	0	-	-	-
					1	-	SPI_MOSI	SPI Master Output, Slave Input
					2	-	SF2_D0	NOR FLASH controller signal2 Data 0
					3	-	I2S_DO/I2S_RCLK_O	I2S Data Output/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_7_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_7_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_7_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_7_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_7_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_7_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_7_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_7_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPI07	Software GPIO 7
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH3P	PWM0 Channel 3 Positive
						reg_pwm1_io_sel=1	PWM0_CH3N	PWM0 Channel 3 Negative
					22	-	DBI_TypeB_DCn	Display Bus Interface Type B Data /Command Control (Only for BL618)
					23	-	DBI_TypeC_DCn	Display Bus Interface Type C Data /Command Control (Only for BL618)
					24	-	DISP_QSPI_SDA1	Display Quad SPI Serial Data 1 (Only for BL618)
					25	-	-	-
26	-	MO_JTAG_TDI	MO JTAG Test Data Input					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	12	VDDIO_1	DI/DO	PAD_GPIO_8	0	-	-	-
					1	-	SPI_SS	SPI Slave Select
					2	-	SF2_CLK	NOR FLASH controller signal2 Clock
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_8_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_8_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_8_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_8_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_8_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_8_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_8_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_8_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPI08	Software GPIO 8
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive
						reg_pwm1_io_sel=1	PWM0_CH0P	PWM0 Channel 0 Positive
					22	-	DBI_TypeB_DB0	Display Bus Interface Type B Data Bit 0 (Only for BL618)
					23	-	DBI_TypeC_SCL	Display Bus Interface Type C Serial Clock (Only for BL618)
					24	-	DISP_QSPI_SDA2	Display Quad SPI Serial Data 2 (Only for BL618)
					25	-	-	-
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					
8	13	-	Power,Input	VDDIO1	-	-	VDDIO1	1.8V/3.3V power supply of GPIO0 - GPIO19

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	14	VDDIO_1	DI/DO	PAD_GPIO_9	0	-	-	-
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	SF2_D3	NOR FLASH controller signal2 Data 3
					3	-	I2S_FS	I2S Frame Sync
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_9_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_9_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_9_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_9_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_9_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_9_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_9_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_9_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPI09	Software GPIO 9
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive
						reg_pwm1_io_sel=1	PWM0_CH0N	PWM0 Channel 0 Negative
					22	-	DBI_TypeB_DB1	Display Bus Interface Type B Data Bit 1 (Only for BL618)
					23	-	DBI_TypeC_CSn	Display Bus Interface Type C Chip Select (Only for BL618)
					24	-	DISP_QSPI_SDA3	Display Quad SPI Serial Data 3 (Only for BL618)
					25	-	-	-
26	-	M0_JTAG_TCK	M0 JTAG Test Clock					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
9	15	VDDIO_1	DI/DO	PAD_GPIO_10	0	-	SDH_DAT1	SD Host Data 1
					1	-	SPI_MISO	SPI Master Input, Slave Output
					2	-	SF3_D3	NOR FLASH controller signal3 Data 3
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_10_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_10_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_10_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_10_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_10_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_10_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_10_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_10_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_DAT1	Camera 1 Data 1 (Only for BL618)
					10	-	ADC_CH7	ADC Channel 7
					11	-	SWGPIO10	Software GPIO 10
					12	-	SDIO_DAT2	SDIO Data 2
16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive					
	reg_pwm1_io_sel=1	PWM0_CH1P	PWM0 Channel 1 Positive					
22	-	DBI_TypeB_DB2	Display Bus Interface Type B Data Bit 2 (Only for BL618)					
23	-	DBI_TypeC_SDA0	Display Bus Interface Type C Serial Data 0 (Only for BL618)					
24	-	DISP_QSPI_SCL	Display Quad SPI Serial Clock (Only for BL618)					
25	-	-	-					
26	-	MO_JTAG_TDO	MO JTAG Test Data Out					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
10	16	VDDIO_1	DI/DO	PAD_GPIO_11	0		SDH_DAT0	SD Host Data 0
					1	-	SPI_MOSI	SPI Master Output, Slave Input
					2	-	SF3_CLK	NOR FLASH controller signal3 Clock
					3	-	I2S_DO/I2S_RCLK_O	I2S Data Output/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_11_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_11_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_11_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_11_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_11_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_11_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_11_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_11_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_DAT2	Camera 1 Data 2 (Only for BL618)
					10	-	-	-
					11	-	SWGPIO11	Software GPIO 11
					12	-	SDIO_DAT3	SDIO Data 3
					16	reg_pwm1_io_sel=0	PWM0_CH3P	PWM0 Channel 3 Positive
						reg_pwm1_io_sel=1	PWM0_CH1N	PWM0 Channel 1 Negative
					22	-	DBI_TypeB_DB3	Display Bus Interface Type B Data Bit 3 (Only for BL618)
					23	-	DBI_TypeC_DCn	Display Bus Interface Type C Data /Command Control (Only for BL618)
					24	-	DISP_QSPI_CSn	Display Quad SPI Chip Select (Only for BL618)
					25	-	-	-
26	-	MO_JTAG_TDI	MO JTAG Test Data Input					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
11	17	VDDIO_1	DI/DO	PAD_GPIO_12	0		SDH_CLK	SD Host Clock
					1	-	SPI_SS	SPI Slave Select
					2	-	SF3_D0	NOR FLASH controller signal3 Data0
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_0_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_0_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_0_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_0_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_0_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_0_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_0_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_0_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_DAT3	Camera 1 Data 3 (Only for BL618)
					10	-	ADC_CH6	ADC Channel 6
					11	-	SWGPIO12	Software GPIO 12
					12	-	SDIO_CMD	SDIO Command
					16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive
						reg_pwm1_io_sel=1	PWM0_CH2P	PWM0 Channel 2 Positive
					22	-	DBI_TypeB_DB4	Display Bus Interface Type B Data Bit 4 (Only for BL618)
					23	-	DBI_TypeC_SCL	Display Bus Interface Type C Serial Clock (Only for BL618)
					24	-	DISP_QSPI_SDA0	Display Quad SPI Serial Data 0 (Only for BL618)
					25	-	-	-
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
12	18	VDDIO_1	DI/DO	PAD_GPIO_13	0	-	SDH_CMD	SD Host Command
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	SF3_D2	NOR FLASH controller signal3 Data2
					3	-	I2S_FS	I2S Frame Sync
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_1_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_1_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_1_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_1_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_1_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_1_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_1_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_1_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_CLK	Camera 1 Clock (Only for BL618)
					10	-	ADC_CH5	ADC Channel 5
					11	-	SWGPIO13	Software GPIO 13
					12	-	SDIO_CLK	SDIO Clock
					16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive
						reg_pwm1_io_sel=1	PWM0_CH2N	PWM0 Channel 2 Negative
					22	-	DBI_TypeB_DB5	Display Bus Interface Type B Data Bit 5 (Only for BL618)
					23	-	DBI_TypeC_CSn	Display Bus Interface Type C Chip Select (Only for BL618)
					24	-	DISP_QSPI_SDA1	Display Quad SPI Serial Data 1 (Only for BL618)
					25	-	-	-
26	-	MO_JTAG_TCK	MO JTAG Test Clock					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
13	19	VDDIO_1	DI/DO	PAD_GPIO_14	0		SDH_DAT3	SD Host Data 3
					1	-	SPI_MISO	SPI Master Input, Slave Output
					2	-	SF3_D1	NOR FLASH controller signal3 Data 1
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_2_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_2_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_2_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_2_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_2_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_2_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_2_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_2_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_DAT4	Camera 1 Data 4 (Only for BL618)
					10	-	ADC_CH4	ADC Channel 4
					11	-	SWGPIO14	Software GPIO 14
					12	-	SDIO_DAT0	SDIO Data 0
16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive					
	reg_pwm1_io_sel=1	PWM0_CH3P	PWM0 Channel 3 Positive					
22	-	DBI_TypeB_DB6	Display Bus Interface Type B Data Bit 6 (Only for BL618)					
23	-	DBI_TypeC_SDA0	DBI_TypeC_SDA0 (Only for BL618)					
24	-	DISP_QSPI_SDA2	Display Quad SPI Serial Data 2 (Only for BL618)					
25	-	AUDAC_PWM_P	AUDAC_PWM_P					
26	-	M0_JTAG_TDO	M0 JTAG Test Data Out					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
14	20	VDDIO_1	DI/DO	PAD_GPIO_15	0		SDH_DAT2	SD Host Data 2
					1	-	SPI_MOSI	SPI Master Output, Slave Input
					2	-	SF3_CS	NOR FLASH controller signal3 Chip Select
					3	-	I2S_DO/I2S_RCLK_O	I2S Data Output/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_3_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_3_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_3_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_3_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_3_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_3_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_3_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_3_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM1_DAT5	Camera 1 Data 5 (Only for BL618)
					10	-	-	-
					11	-	SWGPIO15	Software GPIO 15
					12	-	SDIO_DAT1	SDIO Data 1
16	reg_pwm1_io_sel=0	PWM0_CH3P	PWM0 Channel 3 Positive					
	reg_pwm1_io_sel=1	PWM0_CH3N	PWM0 Channel 3 Negative					
22	-	DBI_TypeB_DB7	Display Bus Interface Type B Data Bit 7 (Only for BL618)					
23	-	DBI_TypeC_DCn	Display Bus Interface Type C Data /Command Control (Only for BL618)					
24	-	DISP_QSPI_SDA3	Display Quad SPI Serial Data 3 (Only for BL618)					
25	-	AUDAC_PWM_N	AUDAC_PWM_N					
26	-	MO_JTAG_TDI	MO JTAG Test Data Input					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
15	21	AVDD33_AON	DI/DO	PAD_GPIO_16	-	-	-	-
					1	-	SPI_SS	SPI Slave Select
					2	-	-	-
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_4_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_4_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_4_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_4_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_4_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_4_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_4_sel=6	UART1_TXD	UART 1 Transmit Data
					7	uart_sig_4_sel=7	UART1_RXD	UART 1 Receive Data
					8	-	-	-
					9	-	CAM1_DAT6	Camera 1 Data 6 (Only for BL618)
					10	-	-	-
					11	-	SWGPI016	Software GPIO 16
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive					
	reg_pwm1_io_sel=1	PWM0_CH0P	PWM0 Channel 0 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
16	22	AVDD33_AON	DI/DO	PAD_GPIO_17	0	-	-	-
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	-	-
					3	-	I2S_FS	I2S Frame Sync
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_5_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_5_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_5_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_5_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_5_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_5_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_5_sel=6	UART1_TXD	UART 1 Transmit Data
					7	uart_sig_5_sel=7	UART1_RXD	UART 1 Receive Data
					8	-	-	-
					9	-	CAM1_DAT7	Camera 1 Data 7 (Only for BL618)
					10	-	-	-
					11	-	SWGPI017	Software GPIO 17
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive					
	reg_pwm1_io_sel=1	PWM0_CH0N	PWM0 Channel 0 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TCK	MO JTAG Test Clock					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	23	AVDD33_AON	DI/DO	PAD_GPIO_18	0	-	-	-
					1	-	SPI_MISO	SPI Master Input, Slave Output
					2	-	-	-
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_6_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_6_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_6_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_6_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_6_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_6_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_6_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_6_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPI018	Software GPIO 18
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive					
	reg_pwm1_io_sel=1	PWM0_CH1P	PWM0 Channel 1 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TDO	MO JTAG Test Data Out					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	24	AVDD33_AON	DI/DO	PAD_GPIO_19	0	-	-	-
					1	-	SPI_MOSI	SPI Master Output, Slave Input
					2	-	-	-
					3	-	I2S_DO/I2S_RCLK_O	I2S Data Output/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_7_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_7_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_7_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_7_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_7_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_7_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_7_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_7_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	ADC_CH1	ADC Channel 1
					11	-	SWGPI019	Software GPIO 19
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH3P	PWM0 Channel 3 Positive					
	reg_pwm1_io_sel=1	PWM0_CH1N	PWM0 Channel 1 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TDI	MO JTAG Test Data Input					
17	25	AVDD33_AON	Analog	CHIP_EN			CHIP_EN	CHIP_EN
18	26	-	Power,Input	AVDD33_AON	-	-	AVDD33_AON	3.3V power supply for always-on circuits
19	27	-	Power,Output	VDD18_FLASH	-	-	VDD18_FLASH	1.8V/3.3V power supply for embedded FLASH /pSRAM (internal regulator output)
20	28	-	Power,Input	PVDD33_DCDC	-	-	PVDD33_DCDC	3.3V power supply for DCDC
21	29	-	Power,Output	SW_DCDC	-	-	SW_DCDC	Switch PIN of DCDC
22	30	-	Power,Input	DCDC_OUT	-	-	DCDC_OUT	DCDC output
23	31	-	Power,Output	DVDD11	-	-	DVDD11	Power supply of digital core (internal regulator output)
24	32	-	Power,Input	VDDIO_USB	-	-	VDDIO_USB	3.3V power supply of USB and audadc
25	33	VDDIO_USB	DI/DO	USB_DP			USB_DP	USB_DP
26	34	VDDIO_USB	DI/DO	USB_DM			USB_DM	USB_DM

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
27	35	VDDIO_2	DI/DO	PAD_GPIO_20	0	-	-	-
					1	-	SPI_SS	SPI Slave Select
					2	-	-	-
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	PDM_CLK_O	PDM Clock Line
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_8_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_8_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_8_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_8_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_8_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_8_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_8_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_8_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	ADC_CH0/AUADC_CH0	ADC Channel 0/ Audio ADC Channel 0 (Only for BL618)
					11	-	SWGPIO20	Software GPIO 20
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive					
	reg_pwm1_io_sel=1	PWM0_CH2P	PWM0 Channel 2 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
28	36	VDDIO_2	DI/DO	PAD_GPIO_21	0	-	-	-
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	-	-
					3	-	I2S_FS	I2S Frame Sync
					4	-	PDM_0_IN	PDM Data Line
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_9_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_9_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_9_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_9_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_9_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_9_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_9_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_9_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPIO21	Software GPIO 21
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive					
	reg_pwm1_io_sel=1	PWM0_CH2N	PWM0 Channel 2 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TCK	MO JTAG Test Clock					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
29	37	VDDIO_2	DI/DO	PAD_GPIO_22	0	-	-	-
					1	-	SPI_MISO	SPI Master Input, Slave Output
					2	-	-	-
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_10_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_10_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_10_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_10_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_10_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_10_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_10_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_10_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	-	-
					11	-	SWGPIO22	Software GPIO 22
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive					
	reg_pwm1_io_sel=1	PWM0_CH3P	PWM0 Channel 3 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	AUDAC_PWM_P	AUDAC_PWM_P					
26	-	MO_JTAG_TDO	MO JTAG Test Data Out					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	38	VDDIO_2	DI/DO	PAD_GPIO_23	0	-	-	-
					1	-	SPI_MOSI	SPI Master Output, Slave Input
					2	-	-	-
					3	-	I2S_DO/I2S_RCLK_O	I2S Data Output/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_11_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_11_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_11_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_11_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_11_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_11_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_11_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_11_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	-	-
					10	-	AUADC_CH3	Audio ADC Channel 3(Only for BL618)
					11	-	SWGPIQ23	Software GPIO 23
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH3P	PWM0 Channel 3 Positive					
	reg_pwm1_io_sel=1	PWM0_CH3N	PWM0 Channel 3 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	AUDAC_PWM_N	AUDAC_PWM_N					
26	-	MO_JTAG_TDI	MO JTAG Test Data Input					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	39	VDDIO_2	DI/DO	PAD_GPIO_24	0	-	-	-
					1	-	SPI_SS	SPI Slave Select
					2	-	-	-
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_0_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_0_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_0_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_0_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_0_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_0_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_0_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_0_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	-	-
					9	-	CAM0_DAT0	Camera 0 Data 0 (Only for BL618)
					10	-	-	-
					11	-	SWGPIO24	Software GPIO 24
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive
						reg_pwm1_io_sel=1	PWM0_CH0P	PWM0 Channel 0 Positive
					22	-	-	-
					23	-	-	-
					24	-	-	-
					25	-	-	-
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
					0	-	-	-
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	-	-
					3	-	I2S_FS	I2S Frame Sync
					4	-	PDM_0_IN	PDM Data Line
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_1_sel=0	UART0_RTS	UART 0 Request To Send
				uart_sig_1_sel=1		UART0_CTS	UART 0 Clear To Send	
				uart_sig_1_sel=2		UART0_TXD	UART 0 Transmit Data	
				uart_sig_1_sel=3		UART0_RXD	UART 0 Receive Data	
				uart_sig_1_sel=4		UART1_RTS	UART 1 Request To Send	
				uart_sig_1_sel=5		UART1_CTS	UART 1 Clear To Send	
				uart_sig_1_sel=6		UART1_TXD	UART 1 Transmit Data	
					uart_sig_1_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_REF_CLK	RMII Reference Clock (Only for BL618)
					9	-	CAM0_DAT1	Camera 0 Data 1 (Only for BL618)
					10	-	-	-
					11	-	SWGPIO25	Software GPIO 25
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive
				reg_pwm1_io_sel=1		PWM0_CH0N	PWM0 Channel 0 Negative	
					22	-	-	-
					23	-	-	-
					24	-	-	-
					25	-	-	-
					26	-	MO_JTAG_TCK	MO JTAG Test Clock

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	41	VDDIO_2	DI/DO	PAD_GPIO_26	0	-	-	-
					1	-	SPI_MISO	SPI Master Input, Slave Output
					2	-	-	-
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	PDM_CLK_O	PDM Clock Line
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_2_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_2_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_2_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_2_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_2_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_2_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_2_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_2_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_TXD[0]	RMII Transmit Data[0] (Only for BL618)
					9	-	CAM0_DAT2	Camera 0 Data 2 (Only for BL618)
					10	-	-	-
					11	-	SWGPIO26	Software GPIO 26
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive
						reg_pwm1_io_sel=1	PWM0_CH1P	PWM0 Channel 1 Positive
					22	-	-	-
					23	-	-	-
					24	-	-	-
					25	-	-	-
26	-	MO_JTAG_TDO	MO JTAG Test Data Out					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
30	42	-	Power,Input	VDDIO2	-	-	VDDIO2	1.8V/3.3V power supply of GPIO20 - GPIO34
31	43	VDDIO_2	DI/DO	PAD_GPIO_27	0	-	-	-
					1	-	SPI_MOSI	SPI Master Output, Slave Input
					2	-	-	-
					3	-	I2S_DO/I2S_RCLK_O	I2S Data Output/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_3_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_3_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_3_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_3_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_3_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_3_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_3_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_3_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_TXD[1]	RMII Transmit Data[1] (Only for BL618)
					9	-	CAM0_DAT3	Camera 0 Data 3 (Only for BL618)
					10	-	ADC_CH10/AUADC_CH4	ADC Channel 10 /Audio ADC Channel 4 (Only for BL618)
					11	-	SWGPIO27	Software GPIO 27
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH3P	PWM0 Channel 3 Positive					
	reg_pwm1_io_sel=1	PWM0_CH1N	PWM0 Channel 1 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	AUDAC_PWM_N	AUDAC_PWM_N					
26	-	M0_JTAG_TDI	M0 JTAG Test Data Input					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
32	44	VDDIO_2	DI/DO	PAD_GPIO_28	0	-	-	-
					1	-	SPI_SS	SPI Slave Select
					2	-	-	-
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_4_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_4_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_4_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_4_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_4_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_4_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_4_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_4_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_RXD[0]	RMII Receive Data[0] (Only for BL618)
					9	-	CAM0_HSYNC	Camera 0 Horizontal Sync (Only for BL618)
					10	-	-	-
					11	-	SWGPIO28	Software GPIO 28
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive					
	reg_pwm1_io_sel=1	PWM0_CH2P	PWM0 Channel 2 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	AUDAC_PWM_P	AUDAC_PWM_P					
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
33	45	VDDIO_2	DI/DO	PAD_GPIO_29	0	-	-	-
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	-	-
					3	-	I2S_FS	I2S Frame Sync
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_5_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_5_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_5_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_5_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_5_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_5_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_5_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_5_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_RXD[1]	RMII Receive Data[1] (Only for BL618)
					9	-	CAM0_VSYNC	Camera 0 Vertical Sync (Only for BL618)
					10	-	-	-
					11	-	SWGPIO29	Software GPIO 29
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive					
	reg_pwm1_io_sel=1	PWM0_CH2N	PWM0 Channel 2 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TCK	MO JTAG Test Clock					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
34	46	VDDIO_2	DI/DO	PAD_GPIO_30	0	-	-	-
					1	-	SPI_MISO	SPI Master Input, Slave Output
					2	-	-	-
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_6_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_6_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_6_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_6_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_6_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_6_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_6_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_6_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_RXERR	RMII Receive Error (Only for BL618)
					9	-	CAM0_CLK	Camera 0 Clock (Only for BL618)
					10	-	AUADC_CH7	Audio ADC Channel 7(Only for BL618)
					11	-	SWGPI030	Software GPIO 30
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive					
	reg_pwm1_io_sel=1	PWM0_CH3P	PWM0 Channel 3 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TDO	MO JTAG Test Data Out					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	47	VDDIO_2	DI/DO	PAD_GPIO_31	0	-	-	-
					1	-	SPI_MOSI	SPI Master Output, Slave Input
					2	-	-	-
					3	-	I2S_DO/I2S_RCLK_O	I2S Data Output/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_7_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_7_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_7_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_7_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_7_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_7_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_7_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_7_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_TX_EN	RMII Transmit Enable (Only for BL618)
					9	-	CAM0_DAT4	Camera 0 Data 4 (Only for BL618)
					10	-	-	-
					11	-	SWGPIO31	Software GPIO 31
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH3P	PWM0 Channel 3 Positive					
	reg_pwm1_io_sel=1	PWM0_CH3N	PWM0 Channel 3 Negative					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	MO_JTAG_TDI	MO JTAG Test Data Input					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	48	VDDIO_2	DI/DO	PAD_GPIO_32	0	-	-	-
					1	-	SPI_SS	SPI Slave Select
					2	-	-	-
					3	-	I2S_BCLK	I2S Bit Clock
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_8_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_8_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_8_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_8_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_8_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_8_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_8_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_8_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_RX_DV	RMII Receive Data Valid (Only for BL618)
					9	-	CAM0_DAT5	Camera 0 Data 5 (Only for BL618)
					10	-	-	-
					11	-	SWGPIQ32	Software GPIO 32
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH0P	PWM0 Channel 0 Positive
						reg_pwm1_io_sel=1	PWM0_CH0P	PWM0 Channel 0 Positive
					22	-	-	-
					23	-	-	-
					24	-	-	-
					25	-	-	-
26	-	MO_JTAG_TMS	MO JTAG Test Mode Select					

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
					0	-	-	-
					1	-	SPI_SCLK	SPI Serial Clock
					2	-	-	-
					3	-	I2S_FS	I2S Frame Sync
					4	-	-	-
					5	-	I2C0_SDA	I2C 0 Serial Data
					6	-	I2C1_SDA	I2C 1 Serial Data
					7	uart_sig_9_sel=0	UART0_RTS	UART 0 Request To Send
				uart_sig_9_sel=1		UART0_CTS	UART 0 Clear To Send	
				uart_sig_9_sel=2		UART0_TXD	UART 0 Transmit Data	
				uart_sig_9_sel=3		UART0_RXD	UART 0 Receive Data	
				uart_sig_9_sel=4		UART1_RTS	UART 1 Request To Send	
				uart_sig_9_sel=5		UART1_CTS	UART 1 Clear To Send	
				uart_sig_9_sel=6		UART1_TXD	UART 1 Transmit Data	
					uart_sig_9_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_MDC	RMII Management Data Clock (Only for BL618)
					9	-	CAM0_DAT6	Camera 0 Data 6 (Only for BL618)
					10	-	-	-
					11	-	SWGPIO33	Software GPIO 33
					12	-	-	-
					16	reg_pwm1_io_sel=0	PWM0_CH1P	PWM0 Channel 1 Positive
				reg_pwm1_io_sel=1		PWM0_CH0N	PWM0 Channel 0 Negative	
					22	-	-	-
					23	-	-	-
					24	-	-	-
					25	-	-	-
					26	-	MO_JTAG_TCK	MO JTAG Test Clock

Table 3.1: Pin definition(continued)

BL616	BL618	Voltage Domain	Type	Pin Name	GPIO Function Select Number	Peripheral Internal Function Select	PAD Main Function	Description
-	50	VDDIO_2	DI/DO	PAD_GPIO_34	0	-	-	-
					1	-	SPI_MISO	SPI Master Input, Slave Output
					2	-	-	-
					3	-	I2S_DI/I2S_RCLK_O	I2S Data Input/I2S Receive Clock Output
					4	-	-	-
					5	-	I2C0_SCL	I2C 0 Serial Clock
					6	-	I2C1_SCL	I2C 1 Serial Clock
					7	uart_sig_10_sel=0	UART0_RTS	UART 0 Request To Send
						uart_sig_10_sel=1	UART0_CTS	UART 0 Clear To Send
						uart_sig_10_sel=2	UART0_TXD	UART 0 Transmit Data
						uart_sig_10_sel=3	UART0_RXD	UART 0 Receive Data
						uart_sig_10_sel=4	UART1_RTS	UART 1 Request To Send
						uart_sig_10_sel=5	UART1_CTS	UART 1 Clear To Send
						uart_sig_10_sel=6	UART1_TXD	UART 1 Transmit Data
					uart_sig_10_sel=7	UART1_RXD	UART 1 Receive Data	
					8	-	RMII_MDIO	RMII Management Data Input/Output (Only for BL618)
					9	-	CAM0_DAT7	Camera 0 Data 7 (Only for BL618)
					10	-	-	-
					11	-	SWGPIO34	Software GPIO 34
					12	-	-	-
16	reg_pwm1_io_sel=0	PWM0_CH2P	PWM0 Channel 2 Positive					
	reg_pwm1_io_sel=1	PWM0_CH1P	PWM0 Channel 1 Positive					
22	-	-	-					
23	-	-	-					
24	-	-	-					
25	-	-	-					
26	-	M0_JTAG_TDO	M0 JTAG Test Data Out					
35	51	AVDD33_RF3	Clock	XTAL_IN			XTAL_IN	
36	52	AVDD33_RF3	Clock	XTAL_OUT			XTAL_OUT	
37	53	-	Power,Input	AVDD33_RF3	-	-	AVDD33_RF3	3.3V power supply of RF transceiver
38	54	-	Power,Input	AVDD18_RF	-	-	AVDD18_RF	1.8V power supply of RF transceiver
39	55	-	Power,Output	AVDD15_RF2	-	-	AVDD15_RF2	1.5V power supply of RF transceiver (internal regulator output)
40	56	-	Power,Input	AVDD15_RF1	-	-	AVDD15_RF1	1.5V power supply of RF transceiver

¹ Only one of CAM0 and CAM1 can be selected.

² When selected as the SPI function, the default is SPI_MISO, which can be converted to SPI_MOSI through the register.

³ SF1 is for in-pack flash,SF2 and SF3 cannot be used simultaneously.

3.1 Power tree




Fig. 3.3: Power Block Diagram

Audio characteristic(Only for BL618)

Table 4.1: AUADC performance

At 25°C, VDDIO= 3.3 V, $f_s = 48\text{kHz}$, 16-bit audio data (unless otherwise noted)						
Parameter		Conditions	Min.	Typ	Max.	Unit
AUDIO ADC	Input signal full-scale level	differential input, 6dB PGA gain		1.16		Vrms
		Single-ended input, 6dB PGA gain		0.8		
	Input common-mode voltage	differential/Single-ended input		1.57		V
SNR	Signal-to-noise ratio, A-weighted	$f_s = 48\text{ kHz}$, 0 dB PGA gain, 1kHz full-scale sine-wave input		96		dB
DR	Dynamic range, A-weighted	$f_s = 48\text{ kHz}$, 0 dB PGA gain, 1kHz -60dB sine-wave input		95		
THD	Total harmonic distortion	$f_s = 48\text{ kHz}$, 0 dB PGA gain, 1kHz -5dB sine-wave input		-90		
Freq. Response(20Hz~16kHz)		-5dB sine-wave input		± 0.13		
ADC programmable analogue amplifier gain range		Analogue gain resolution = 3dB	6		42	
ADC programmable digital gain range		Digital gain resolution = 0.5dB	-95.5		31.5	
Input resistance		Analogue gain 6dB~42dB	160K		480	

Table 4.2: AUDAC performance

At 25°C, VDDIO= 3.3 V, $f_s = 48\text{kHz}$, @AUDAC_P/N with RC filter(R=1K Ω , C=470pF) (unless otherwise noted)						
Parameter		Conditions	Min.	Typ	Max.	Unit
AUDIO DAC	Input signal full-scale level	Differential output, 0 dB line-out gain		1.8		Vrms
SNR	Signal-to-noise ratio, A-Weighted	$f_s = 48\text{ kHz}$, 1kHz full-scale sine-wave output		95		dB

Table 4.2: AUDAC performance(continued)

At 25°C, VDDIO= 3.3 V, $f_s = 48\text{kHz}$, @AUDAC_P/N with RC filter(R=1K Ω , C=470pF) (unless otherwise noted)						
Parameter		Conditions	Min.	Typ	Max.	Unit
DR	Dynamic range, A-weighted	$f_s = 48\text{ kHz}$, 1kHz -60dB sine-wave output		95		
THD	Total harmonic distortion	$f_s = 48\text{ kHz}$, 1kHz -5dB sine-wave output		-80		
Noise Floor		Play 0data @ No A-weighted		26		Vrms
Freq. Response(20Hz~16kHz)		-5dB sine-wave input		± 0.25		dB
programmable digital gain range		Digital gain resolution = 0.5dB	-95.5		31.5	

Electrical Specifications

5.1 Absolute Maximum Rating

Table 5.1: Absolute Maximum Rating

Pin Name	Min.	Max.	Unit
AVDD33_RF1, AVDD33_RF2, AVDD33_AON, PVDD33_DCDC, VDDIO_USB, AVDD33_RF3	-0.3	3.63	V
VDDIO1, VDDIO2	-0.3	3.63	V
ESD Protection (HBM)		2000	V
Storage Temperature	-45	135	°C

5.2 Operating Condition

5.2.1 Power characteristics

Table 5.2: Recommended Power Operating Range

Pin Name	Min.	Typ	Max.	Unit
AVDD33_RF1, AVDD33_RF2, AVDD33_AON, PVDD33_DCDC, VDDIO_USB, AVDD33_RF3	2.97	3.3	3.63	V
VDDIO1, VDDIO2	2.97/1.62	3.3/1.8	3.63/1.98	

5.2.2 IO DC characteristics

Test conditions: VDDIO = 3.3V, temperature = 25°C

Table 5.3: IO DC characteristics

Sym- bol	Description	GPIO num	Conditions	Min.	Typ	Max.	Unit	
VOH	Output voltage high	GPIO 21-22, GPIO28-29	GPIO drive strength 0, source current = 2.8mA		0.9*VDDIO		V	
			GPIO drive strength 1, source current = 9.5mA					
			GPIO drive strength 2, source current = 17.4mA					
			GPIO drive strength 3, source current = 23.8mA					
		GPIO 0-20, GPIO 23-27, GPIO 30-34	GPIO drive strength 0, source current = 2.9mA					
			GPIO drive strength 1, source current = 8.5mA					
			GPIO drive strength 2, source current = 16.8mA					
			GPIO drive strength 3, source current = 22.2mA					
VOL	Output voltage low	GPIO 21-22, GPIO28-29	GPIO drive strength 0, sink current = 3.4mA		0.1*VDDIO		V	
			GPIO drive strength 1, sink current = 10.2mA					
			GPIO drive strength 2, sink current = 20mA					
			GPIO drive strength 3, sink current = 26.5mA					
		GPIO 0-20, GPIO 23-27, GPIO 30-34	GPIO drive strength 0, sink current = 3.1mA					
			GPIO drive strength 1, sink current = 9.2mA					
			GPIO drive strength 2, sink current = 18.2mA					
			GPIO drive strength 3, sink current = 24mA					
VIH	Input voltage high			0.7*VD- DIO			V	
VIL	Input voltage low					0.3*VD- DIO	V	

5.2.3 Power-on sequence

In order to ensure normal power-on startup, the power, reset and Bootstrap pins need to meet the corresponding timing requirements.




Fig. 5.1: Power-on sequence

Table 5.4: Power-on sequence parameters

Parameters	Description	Min.(ms)	Typ(ms)	Max.(ms)
t_0	The power supply voltage reaches 90% rise time ¹		0.1	
t_1	Internal POR duration		3	
t_2	VDDCORE setting time after Internal POR down		1	
$t_{3,1}$	Bootstrap pin ² preparation time before VDDCORE establishment	0		
$t_{3,2}$	Duration of valid voltage level at the Bootstrap pin.	2		
t_4	XTAL startup time after Internal POR down		1	

¹ VDD_{min} is the minimum value for proper chip operation.

² Bootstrap pin is GPIO2.

5.2.4 Shutdown Sequence




Fig. 5.2: Shutdown sequence

Table 5.5: Shutdown sequence parameters

Parameters	Description	Min.	Typ	Max.	Unit
V_{RST}	Shutdown occurs after PU_CHIP lower than this voltage	0	$0.1 \cdot VDD33$	$0.3 \cdot VDD33$	V
t_{RST}	The required time that PU_CHIP lower than V_{RST}	1	1		ms
t_{pd}	Time for VDDCORE to decrease to 0 after shutdown	1	1		ms

5.2.5 Temperature sensor characteristics

Table 5.6: Temperature Sensor Characteristics

Parameters		Min.	Typ	Max.	Unit
Ta	Main Die Ambient Temperature	-40		105	°C
	Multi-Die SiP Ambient Temperature	-40		85	°C
Tj	Operating temperature (junction)	-40		125	°C

Table 5.7: Thermal Characteristics

Parameter	Comments	Comments	Typ	Unit
θ_{JA}	Thermal resistance, J-to-A	Junction-to-ambient (still air) ¹	38	°C/W

¹ package mounted on 4LPCB using Finite Differential Modeling (FDM) method.

5.2.6 General operating conditions

Table 5.8: General Operating Conditions

Item	Description	Min.	Typ	Max.	Unit
FCPU	CPU/TCM/Cache clock frequency		320		MHz
FBUS	System bus clock frequency		80		MHz

5.2.7 GPADC characteristics

Table 5.9: GPADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Units
VDD	Supply voltage		2.3		3.6	V
T	Working temperature		-40		125	°C
I _{vdd}	Current consumption	PGA1&2 off (2M clock)		150		µA
		PGA1&2 on(2M clock)		350		
Fclk	ADC input top clock frequency	Clock from SOC	1.5		32	MHz

Table 5.9: GPADC characteristics(continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Fsample	Sampling rate	2M(12bit mode) 31.25K-125K(14bit mode) 7.8125K-15.625K(16bit mode)			1	MHz
Vin	Input voltage range	Differential mode			5.8	V(vpp)
		Single-ended mode			2.9	
Rin	Total input channel resistance				2	KΩ
Tpu	Power up time				1	uS
Tconv	Total conversion time	12bit mode			1	1/Fsample
		14bit mode ¹			16	
		14bit mode ²			64	
		16bit mode ³			128	
		16bit mode ⁴			256	

- ¹ 14-bit mode with 16 times average
- ² 14-bit mode with 64 times average
- ³ 16-bit mode with 128 times average
- ⁴ 16-bit mode with 256 times average

Table 5.10: ADC electrical characteristic

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DNL ¹	Differential linearity error				+/-1	LSB
INL ¹	Integral linearity error				+/-2	LSB
Offset	Input offset				+/-2	LSB
Ge ^{1& 2}	Gain error				+/-1	%
ENOB	Effective number of bits	12bit mode(201KHz input)	9.7	10.5		bit
		14bit mode(2.5KHz input)	10.8	11.4		
		16bit mode(1KHz input)	11.5	12.3		
SNDR	Signal-to-noise-distortion (PGA on)	12bit mode(201KHz input)	59	65		dB
		14bit mode(2.5KHz input)	66	72.4		
		16bit mode(1KHz input)	71	76.8		
SNDR	Signal-to-noise-distortion (PGA gain=4)	12bit mode(201KHz input)	58	64		dB
		14bit mode(2.5KHz input)	64	69.5		
		16bit mode(1KHz input)	70	74		

- ¹ more test needed
- ² after calibration

6.1 Moisture Sensitivity Level(MSL)

The moisture sensitivity level of the chip is: MSL3. After the vacuum package is opened, it needs to be used up within 168 hours (7 days) at $\leq 30^{\circ}\text{C}/60\%\text{RH}$, otherwise it needs to be baked and put online.

For baking temperature and time, please refer to IPC/JEDECJ-STD-033B01.

Table 6.1: Reference Conditions for Drying Mounted or Unmounted SMD Packages (User Bake: Floor life begins counting at time = 0 after bake)

Package Body	Level	Bake @ 125°C		Bake @ 90°C $\leq 5\% \text{ RH}$		Bake @ 40°C $\leq 5\% \text{ RH}$	
		Exceeding Floor Life by >72 h	Exceeding Floor Life by ≤ 72 h	Exceeding Floor Life by >72 h	Exceeding Floor Life by ≤ 72 h	Exceeding Floor Life by >72 h	Exceeding Floor Life by ≤ 72 h
Thickness ≤ 1.4 mm	2	5 hours	3 hours	17 hours	11 hours	8 days	5 days
	2a	7 hours	5 hours	23 hours	13 hours	9 days	7 days
	3	9 hours	7 hours	33 hours	23 hours	13 days	9 days
	4	11 hours	7 hours	37 hours	23 hours	15 days	9 days
	5	12 hours	7 hours	41 hours	24 hours	17 days	10 days
	5a	16 hours	10 hours	54 hours	24 hours	22 days	10 days

6.2 Electro-Static discharge (ESD)

- Human Body Model(HBM): 2000V
- Charged-Device Model(CDM): 500V

6.3 Reflow Profile

For details, please refer to IPC/JEDEC J-STD-020E.




Fig. 6.1: Classification Profile (Not to scale)

Table 6.2: Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat/Soak Temperature Min (T_{smin}) Temperature Max (T_{smax}) Time (t_s) from (T_{smin} to T_{smax})	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Ramp-up rate (T_L to T_p)	3 °C/second max.	3 °C/second max.
Liquidous temperature (T_L) Time (t_L) maintained above T_L	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body temperature (T_p)	240 °C+0/-5 °C	250 °C+0/-5 °C
Time (t_p)* within 5 °C of the specified classification temperature (T_c)	10-30 seconds	20-40 seconds
Ramp-down rate (T_p to T_L)	6 °C/second max	6 °C/second max
Time 25 °C to peak temperature	6 minutes max	8 minutes max
- Tolerance for peak profile temperature (T_p) is defined as a supplier minimum and a user maximum.		

Reference Design




Fig. 7.1: BL616 Reference Design




Fig. 7.2: BL618 Reference Design

Package Information(QFN40)




Fig. 8.1: QFN40 Package drawing

Table 8.1: QFN40 Size Description

SYMBOL	UNIT OF MEASURE = MILLIMETER		
	MIN	NOM	MAX
A	0.80	0.85	0.90

Table 8.1: QFN40 Size Description(continued)

SYMBOL	UNIT OF MEASURE = MILLIMETER		
	MIN	NOM	MAX
A1	0.00	0.02	0.05
A2	0.60	0.65	0.70
A3	0.20 REF		
b	0.15	0.20	0.25
D	4.90	5.00	5.10
E	4.90	5.00	5.10
D2	3.60	3.70	3.80
E2	3.60	3.70	3.80
e	0.35	0.40	0.45
K	0.20	-	-
L	0.35	0.40	0.45
R	0.075	-	-
c1	-	0.12	-
c2	-	0.12	-

Package Information(QFN56)




Fig. 9.1: QFN56 Package drawing

Table 9.1: QFN56 Size Description

SYMBOL	UNIT OF MEASURE = MILLIMETER		
	MIN	NOM	MAX
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A2	0.60	0.65	0.70
A3	0.20 REF		
b	0.15	0.20	0.25
D	6.90	7.00	7.10
E	6.90	7.00	7.10
D2	5.10	5.20	5.30
E2	5.10	5.20	5.30
e	0.30	0.40	0.50
H	0.35 REF		
K	0.50 REF		
L	0.35	0.40	0.45
R	0.09	-	-

Top Marking Definition




Fig. 10.1: Top Marking Definition

Ordering Information




Fig. 11.1: Part Number

Table 11.1: Part Order Options

Customer P/N	Type	Package Size(mm)	MOQ	Description
BL616C-50-Q2I	QFN40	5x5x0.85, Pitch 0.4	6K	Wi-Fi 6/BT/BLE/802.15.4, 32Mb flash
BL616C-50-Q2IS	QFN40	5x5x0.85, Pitch 0.4	6K	Wi-Fi 6/BT/BLE/802.15.4, 32Mb flash, standard power consumption
BL618M-05-Q2I	QFN56	7x7x0.85, Pitch 0.4	3K	Wi-Fi 6/BT/BLE/802.15.4(Zigbee/Thread), Video, 32Mb pSRAM
BL618M-50-Q2I	QFN56	7x7x0.85, Pitch 0.4	3K	Wi-Fi 6/BT/BLE/802.15.4(Zigbee/Thread), Video, 32Mb flash

Table 11.1: Part Order Options(continued)

Customer P/N	Type	Package Size(mm)	MOQ	Description
BL618M-65-Q2I	QFN56	7x7x0.85, Pitch 0.4	3K	Wi-Fi 6/BT/BLE/802.15.4(Zigbee/Thread), Video, 64Mb flash, 32Mb pSRAM

Table 11.2: Product Packaging Information

Package Size(mm)	Reel size	Quantity per Master Carton	Quantity per Roll	Reel Diameter	Tape Width	Tape Pitch	Moisture Sensitivity Level	Package Type
QFN 5*5	13"	30000	6000	330mm	12mm	8mm	MSL3	Tape reel
QFN 7*7	13"	15000	3000	330mm	16mm	12mm	MSL3	

Table 12.1: Document revision history

Date	Revision	Changes
2022/3/10	0.9	Initial release
2022/5/12	0.92	Add package information and mark definition
2022/5/18	0.93	Add EMAC timing description
2022/6/7	0.94	Add electrical characteristics and ordering information
2022/8/9	0.95	Add audio performance
2022/8/18	0.96	Add spi and uart function descriptions, and add temperature descriptions
2022/8/26	1.0	Modify ordering information
2023/2/7	1.1	Ordering information add BL616S-50-Q2I description
2023/3/14	1.2	Add audio module description
2023/3/21	1.3	Delete GPIO21/22/28/29 analog function
2023/3/27	1.4	add GPADC module description
2023/5/10	1.5	Update Clock Tree Diagram
2023/5/19	1.6	Add AUADC function pin description in the pin definition table
2023/6/25	1.7	Add BL618M-50-Q2I ordering information
2023/10/23	1.9	Modify GPIO analog function description
2023/11/3	2.0	Distinguish the functional differences between BL616 and BL618
2023/11/9	2.1	1.Update RF characteristic,update temperature characteristics 2.Update power consumption 3.Add Reference design 4.Add SDIO timing,update pin function description
2023/12/22	2.2	Add BL618M-65-Q2I and BL616C-50-Q2IS

Table 12.1: Document revision history(continued)

Date	Revision	Changes
2024/3/6	2.3	Update EMAC features
2024/5/22	2.4	Update GPADC characteristics
2024/5/28	2.5	Add Product Packaging Information